

T05040 "E8282860




FIG. 1A






FIG.1B



## FIG.2



## FIG.3




FIG.4

S.A.		DRAM SUB-ARRAY	ROW	DRAM SUB-ARRAY	S.A.	DRAM SUB-ARRAY	ROW	RC <sub>3</sub>	COLUMN DECODER
DSA1		R1		R2	DSA2		R3		
								TAG <sub>3</sub>	
						TAG <sub>2</sub>			
								ROW DECODER	ROW DECODER
								REGISTER CONTROL & ADDRESS CONTROL	

FIG.5

READ REQUEST  
ADDRESS      DSA<sub>1</sub>,ROW 2




FIG.6




FIG.7

F050410 85282960




FIG.8